Volume -I , Issue -IV, April 2014


Author(s) :

Kiran Prajapati, Amit Sharma and Hardik Thakor


The FFT processor is one of the key components in the implementation of wideband OFDM systems. The speciation and physical layer (PHY) standard of Multiband Orthogonal Frequency Division Multiplexing (MB-OFDM) Ultra Wideband (UWB) system was denied by ECMA. The data sampling rate for the analog-to-digital converter to the physical layer is up to 528 M sample/s. So, the challenge is to realize the physical layer of the UWB system-especially the components with high computational complexity in Very-Large-Scale Integration (VLSI) implementation. One component is the Fast Fourier Transform (FFT) block, which is the demodulation block of OFDM signals and it has more design complexity.The purpose of this paper is to design a FFT solution for this system. The speciation is denned from the system analysis and literature research. All the design choices and considerations are concluded and explained. Based on the algorithm and architecture analysis, a Radix22 Pipeline FFT architecture is proposed, which is a less design complexity, small-area and lowpower- consumption solution for MB-OFDM UWB system.


Implementation , pipeline architecture , physical layer , Division Multiplexing

  1. Weidong Li, “Studies on implementation of lower power FFT processors,” Linköping Studies in Science and Technology, Thesis No. 1030, ISBN 91-7373-692-9, Linköping, Sweden, Jun. 2003.
  2. S. He and M. Torkelson, “A new approach to pipeline FFT processor,” In Proc. of the 10th Intern. Parallel Processing Symp. (IPPS), pp. 766– 770, Honolulu, Hawaii, USA, April 1996
  3. W.Li, L.Wanhammar, “Complex multiplication reduction in FFT processor,” SSoCC02, Falkenberg, Sweden, Mar. 2002.
  4. J.W.Cooley, J.W.Tukey, “An algorithm for the machine calculation of complex Fourier series,” Math. Computation, vol.19, pp. 297-301, 1965
  5. W. Li and L. Wanhammar, “An FFT processor based on 16-point module,” In Proc. of NorChip Conf., pp. 125–130, Stockholm, Sweden, Nov. 2001.
  6. P.Verma, H. Kaur, M.Singh, M, B.Singh, “ VHDL Implementation of FFT/IFFT Blocks for OFDM,” In Proc. of Intern. Conf. on Advances in Recent Technologies in Communication and Computing, pp. 186-188, PI. 978-1-4244-5104-3, Kerala, 2009.
    why people cheat in relationships wife cheated on me married affairs sites
  7. M.Arioua, S.Belkouch, M.M.Hassani, “Complex multiplication reduction in pipeline FFT architecture,” In Proc. of 20th Intern. Conf. on Computer Theory and Applications (ICCTA), Alexandria, Egypt, Oct. 2010.
  8. U.M. Baese, Digital Signal Processing with Field Programmable Gate Arrays, 3rd ed. Springer, 2007.
  9. Y.Jung, H.Yoon, J.Kim, “New Efficient FFT Algorithm and Pipeline Implementation Results for OFDM/DMT Applications,” IEEE Transactions on Consumer Electronics, vol.49, No.1, 2003, pp. 14- 20.
  10. M.Petrov, M. Glesner, “Optimal FFT Architecture Selection for OFDM Receivers on FPGA,” In Proc. of 2005 IEEE Intern. Conf. on Field Programmable Technology, pp. 313–314, PI. 0-7803-9407-0, Singapore.
How to Cite this Paper? [APA Style]
Kiran Prajapati, Amit Sharma and Hardik Thakor, (2014), IMPLEMENTATION OF AN OPTIMIZED 8-POINT FFT IN PIPELINE ARCHITECTURE FOR FPGAS SYSTEMS, Industrial Science Journal, http://industrialscience.org/Article.aspx?aid=28&vid=4, (April, 2014)
Full Text in PDF

Full Article in PDF Format

Comment on this article...!!!

Previous Comments...
No previous comments.


Alert Me...!!!

When new article publish, article link will mail to your mail...

Enter Your Name :
Enter Your Email ID :

For Authors

For Readers